600+ Hardware, Embedded & Firmware Engineering Jobs in Bangalore

• Perform block-level and full-chip Static Timing Analysis (STA). • Work closely with Physical Design teams for timing optimization. • Perform timing signoff checks, including noise and variation…

We are looking for an experienced Memory Layout Engineer with strong expertise in full-custom memory layout design. The ideal candidate should have hands-on experience in SRAM memory compiler…

Develop and execute verification plans for Analog and Mixed-Signal (AMS) blocks and SoCs. Build and maintain testbenches using SystemVerilog, Verilog-AMS, and/or UVM-AMS. Perform functional…

LeadIC Design Pvt. Ltd. is seeking a highly skilled Senior Static Timing Analysis (STA) Engineer with 5+ years of experience in ASIC timing analysis and signoff. The ideal candidate should have…

🚀 Hiring DFT Engineers Ready for your next opportunity? 📍 Bengaluru 💼 Experience: 3.5+ Years ⚡ Notice Period: Immediate to 10 Days Why join us? ✅ Single Interview Process ✅ Offer within 5 Hours of…

Mandatory skills – Emulation model development, transactor integration, or model bring-up activities. Substantial knowledge of emulation platform offerings from various vendors such as Synopsys…

Role and Responsibilities Should have strong PV knowledge, hands on experience of using Calibre, Fusion Compiler, Innovus.Good communication, scripting and debugging skills.Be able to execute PV…

Role and Responsibilities Learn on SEC UVM. Understand Top DV builds for different flavors with power, netlist, GLS, RTL, and power net builds.Work closely with block DV, Top design, PI/PD, DFT teams…

Role and Responsibilities Modem BUS interconnect verificationSkill Requirements: AMBA protocol knowledge Good to have: Python/Perl scripting, understanding of UPF, performance Verification…

Role and Responsibilities Responsible for developing testcases for SoC level verification scenarios.Execute Gate level simulations. Responsible for coverage closure Skill Requirements:Hands on…

Design Verification of Power Management Unit blocks of Modem Sub-system.Skill Requirements: SV, UVM, Basic digital design, Power knowledge, IESNLP understanding, GLS simulations

We are looking for an experienced SoC Verification Engineer to join our VLSI team. The candidate will be responsible for verification of complex SoC designs, ensuring functional correctness and…

Responsible for developing test cases for SoC level verification scenarios.Execute Gate level simulations. Responsible for coverage closureSkill Requirements: Good understanding on C and SV…

Lead - Embedded Engineering - Rekise.docx

• High Speed Digital Architecture Design (Microcontroller, Microprocessor and FPGA based architecture) with 1553 interface • System Design with Xilinx/Altera/Actel FPGA devices with relevant tools…

Perform Design Verification of Power Management Unit (PMU) blocks in the Modem Subsystem. Develop and execute SystemVerilog/UVM-based verification environments, testcases, and regression suites…

Strong understanding of constrained-random verification methodology. Experience in functional coverage and assertion-based verification (SVA).

Strong hands-on experience with Calibre , Fusion Compiler (FC) , and Innovus . Good understanding of Physical Verification methodologies and signoff flows.

2–5 years of experience in Design Verification/IP Verification. Knowledge of functional coverage, assertions (SVA), and constrained random verification . Experience with simulation tools such as…

ATPG – Pattern generation, ATPG netlist and timing sims, ATPG Coverage analysis and improvement with experience in MBIST pattern generation, simulations, and post-silicon pattern debug analysis…